Verilog clock generator with enable